

**PARALLEL DISTRIBUTED FUNCTION TRANSLATION
LOOKASIDE BUFFER**

Cross Reference To Related Application(s)

This application is a continuation application of copending application number 09/466,494, filed December 17, 1999, which is hereby incorporated by reference in its entirety.

5 Technical Field

The technical field encompasses computer systems employing translation lookaside buffers for prevalidated cache tag designs.

Background

Computer systems may employ a multi-level hierarchy of memory systems, with
10 relatively fast, expensive but limited-capacity memory at the highest level of the hierarchy and proceeding to relatively slower, lower cost but higher-capacity memory at the lowest level of the hierarchy. The hierarchy may include a small fast memory called a cache, either physically integrated within a processor or mounted physically close to the processor for speed. The computer system may employ separate instruction caches and
15 data caches. In addition, the computer system may use multiple levels of caches. The use of a cache is transparent to a computer program at the instruction level and can thus be added to a computer architecture without changing the instruction set or requiring modification to existing programs.

A cache hit occurs when a processor requests an item from a cache and the item is
20 present in the cache. A cache miss occurs when a processor requests an item from a cache and the item is not present in the cache. In the event of a cache miss, the processor retrieves the requested item from a lower level of the memory hierarchy. In many processor designs, the time required to access an item for a cache hit is one of the primary limiters for the clock rate of the processor if the designer is seeking a single cycle cache
25 access time. In other designs, the cache access time may be multiple cycles, but the performance of a processor can be improved in most cases when the cache access time in cycles is reduced. Therefore, optimization of access time for cache hits is critical for the performance of the computer system.

Associated with cache design is a concept of virtual storage. Virtual storage
30 systems permit a computer programmer to think of memory as one uniform single-level storage unit but actually provide a dynamic address-translation unit that automatically

check
DT
6/19/04